CAT_TOM/pyasic
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

feature: add chip count for WM M60VK20

Browse Source
This commit is contained in:
Upstream Data
2024-10-30 08:44:08 -06:00
parent ddd3e867f9
commit 4dc5b1a541
1 changed files with 2 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
pyasic/miners/device/models/whatsminer/M6X/M60.py
View File

@@ -24,6 +24,8 @@ class M60VK10(WhatsMinerMake):
class M60VK20(WhatsMinerMake): class M60VK20(WhatsMinerMake):
raw_model = MinerModel.WHATSMINER.M60VK20 raw_model = MinerModel.WHATSMINER.M60VK20
expected_chips = 172
class M60VK30(WhatsMinerMake): class M60VK30(WhatsMinerMake):
raw_model = MinerModel.WHATSMINER.M60VK30 raw_model = MinerModel.WHATSMINER.M60VK30