CAT_TOM/pyasic
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

fix incorrect chip count on M31S+ V30

Browse Source
This commit is contained in:
UpstreamData
2022-09-28 10:19:56 -06:00
parent 98a94ce4a6
commit a90ad3ba6e
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
pyasic/miners/_types/whatsminer/M3X/M31S_Plus.py
View File

@@ -38,7 +38,7 @@ class M31SPlusV30(BaseMiner):
super().__init__() super().__init__()
self.ip = ip self.ip = ip
self.model = "M31S+ V30" self.model = "M31S+ V30"
self.nominal_chips = 17 self.nominal_chips = 117
self.fan_count = 2 self.fan_count = 2