CAT_TOM/pyasic
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

feature: add chip count for IceRiver KS5M

Browse Source
This commit is contained in:
Brett Rowan
2025-08-16 09:16:07 -06:00
parent e1a9cc5d19
commit a566801316
1 changed files with 1 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
pyasic/miners/device/models/iceriver/KSX/KS5.py
View File

@@ -40,5 +40,6 @@ class KS5M(IceRiverMake):
raw_model = MinerModel.ICERIVER.KS5M raw_model = MinerModel.ICERIVER.KS5M
expected_fans = 4 expected_fans = 4
expected_chips = 18
expected_hashboards = 3 expected_hashboards = 3
algo = MinerAlgo.KHEAVYHASH algo = MinerAlgo.KHEAVYHASH