refactor: move models to pyasic.miners.devices

This commit is contained in:
Upstream Data
2024-05-01 14:18:22 -06:00
parent 742dde622b
commit 7d4aa80966
238 changed files with 158 additions and 122 deletions

View File

@@ -0,0 +1,29 @@
# ------------------------------------------------------------------------------
# Copyright 2022 Upstream Data Inc -
# -
# Licensed under the Apache License, Version 2.0 (the "License"); -
# you may not use this file except in compliance with the License. -
# You may obtain a copy of the License at -
# -
# http://www.apache.org/licenses/LICENSE-2.0 -
# -
# Unless required by applicable law or agreed to in writing, software -
# distributed under the License is distributed on an "AS IS" BASIS, -
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. -
# See the License for the specific language governing permissions and -
# limitations under the License. -
# ------------------------------------------------------------------------------
from pyasic.device.models import MinerModels
from pyasic.miners.device.makes import WhatsMinerMake
class M30V10(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30V10
expected_chips = 105
class M30V20(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30V20
expected_chips = 111

View File

@@ -0,0 +1,24 @@
# ------------------------------------------------------------------------------
# Copyright 2022 Upstream Data Inc -
# -
# Licensed under the Apache License, Version 2.0 (the "License"); -
# you may not use this file except in compliance with the License. -
# You may obtain a copy of the License at -
# -
# http://www.apache.org/licenses/LICENSE-2.0 -
# -
# Unless required by applicable law or agreed to in writing, software -
# distributed under the License is distributed on an "AS IS" BASIS, -
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. -
# See the License for the specific language governing permissions and -
# limitations under the License. -
# ------------------------------------------------------------------------------
from pyasic.device.models import MinerModels
from pyasic.miners.device.makes import WhatsMinerMake
class M30KV10(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30KV10
expected_hashboards = 4
expected_chips = 240

View File

@@ -0,0 +1,24 @@
# ------------------------------------------------------------------------------
# Copyright 2022 Upstream Data Inc -
# -
# Licensed under the Apache License, Version 2.0 (the "License"); -
# you may not use this file except in compliance with the License. -
# You may obtain a copy of the License at -
# -
# http://www.apache.org/licenses/LICENSE-2.0 -
# -
# Unless required by applicable law or agreed to in writing, software -
# distributed under the License is distributed on an "AS IS" BASIS, -
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. -
# See the License for the specific language governing permissions and -
# limitations under the License. -
# ------------------------------------------------------------------------------
from pyasic.device.models import MinerModels
from pyasic.miners.device.makes import WhatsMinerMake
class M30LV10(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30LV10
board_num = 4
expected_chips = 144

View File

@@ -0,0 +1,181 @@
# ------------------------------------------------------------------------------
# Copyright 2022 Upstream Data Inc -
# -
# Licensed under the Apache License, Version 2.0 (the "License"); -
# you may not use this file except in compliance with the License. -
# You may obtain a copy of the License at -
# -
# http://www.apache.org/licenses/LICENSE-2.0 -
# -
# Unless required by applicable law or agreed to in writing, software -
# distributed under the License is distributed on an "AS IS" BASIS, -
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. -
# See the License for the specific language governing permissions and -
# limitations under the License. -
# ------------------------------------------------------------------------------
from pyasic.device.models import MinerModels
from pyasic.miners.device.makes import WhatsMinerMake
class M30SV10(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SV10
expected_chips = 148
class M30SV20(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SV20
expected_chips = 156
class M30SV30(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SV30
expected_chips = 164
class M30SV40(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SV40
expected_chips = 172
class M30SV50(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SV50
expected_chips = 156
class M30SV60(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SV60
expected_chips = 164
class M30SV70(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SV70
class M30SV80(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SV80
expected_chips = 129
class M30SVE10(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SVE10
expected_chips = 105
class M30SVE20(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SVE20
expected_chips = 111
class M30SVE30(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SVE30
expected_chips = 117
class M30SVE40(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SVE40
expected_chips = 123
class M30SVE50(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SVE50
expected_chips = 129
class M30SVE60(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SVE60
class M30SVE70(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SVE70
class M30SVF10(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SVF10
expected_chips = 70
class M30SVF20(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SVF20
expected_chips = 74
class M30SVF30(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SVF30
expected_chips = 78
class M30SVG10(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SVG10
expected_chips = 66
class M30SVG20(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SVG20
expected_chips = 70
class M30SVG30(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SVG30
expected_chips = 74
class M30SVG40(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SVG40
expected_chips = 78
class M30SVH10(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SVH10
expected_chips = 64
class M30SVH20(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SVH20
expected_chips = 66
class M30SVH30(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SVH30
class M30SVH40(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SVH40
expected_chips = 64
class M30SVH50(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SVH50
expected_chips = 66
class M30SVH60(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SVH60
class M30SVI20(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SVI20
expected_chips = 70

View File

@@ -0,0 +1,193 @@
# ------------------------------------------------------------------------------
# Copyright 2022 Upstream Data Inc -
# -
# Licensed under the Apache License, Version 2.0 (the "License"); -
# you may not use this file except in compliance with the License. -
# You may obtain a copy of the License at -
# -
# http://www.apache.org/licenses/LICENSE-2.0 -
# -
# Unless required by applicable law or agreed to in writing, software -
# distributed under the License is distributed on an "AS IS" BASIS, -
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. -
# See the License for the specific language governing permissions and -
# limitations under the License. -
# ------------------------------------------------------------------------------
from pyasic.device.models import MinerModels
from pyasic.miners.device.makes import WhatsMinerMake
class M30SPlusV10(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SPlusV10
expected_chips = 215
class M30SPlusV20(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SPlusV20
expected_chips = 255
class M30SPlusV30(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SPlusV30
class M30SPlusV40(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SPlusV40
expected_chips = 235
class M30SPlusV50(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SPlusV50
expected_chips = 225
class M30SPlusV60(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SPlusV60
expected_chips = 245
class M30SPlusV70(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SPlusV70
expected_chips = 235
class M30SPlusV80(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SPlusV80
expected_chips = 245
class M30SPlusV90(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SPlusV90
expected_chips = 225
class M30SPlusV100(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SPlusV100
expected_chips = 215
class M30SPlusVE30(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SPlusVE30
expected_chips = 148
class M30SPlusVE40(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SPlusVE40
expected_chips = 156
class M30SPlusVE50(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SPlusVE50
expected_chips = 164
class M30SPlusVE60(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SPlusVE60
expected_chips = 172
class M30SPlusVE70(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SPlusVE70
class M30SPlusVE80(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SPlusVE80
class M30SPlusVE90(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SPlusVE90
class M30SPlusVE100(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SPlusVE100
class M30SPlusVF20(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SPlusVF20
expected_chips = 111
class M30SPlusVF30(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SPlusVF30
expected_chips = 117
class M30SPlusVG20(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SPlusVG20
expected_chips = 82
class M30SPlusVG30(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SPlusVG30
expected_chips = 78
class M30SPlusVG40(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SPlusVG40
expected_chips = 105
class M30SPlusVG50(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SPlusVG50
expected_chips = 111
class M30SPlusVG60(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SPlusVG60
expected_chips = 86
class M30SPlusVH10(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SPlusVH10
expected_chips = 64
class M30SPlusVH20(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SPlusVH20
expected_chips = 66
class M30SPlusVH30(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SPlusVH30
expected_chips = 70
class M30SPlusVH40(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SPlusVH40
expected_chips = 74
class M30SPlusVH50(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SPlusVH50
expected_chips = 64
class M30SPlusVH60(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SPlusVH60
expected_chips = 66

View File

@@ -0,0 +1,121 @@
# ------------------------------------------------------------------------------
# Copyright 2022 Upstream Data Inc -
# -
# Licensed under the Apache License, Version 2.0 (the "License"); -
# you may not use this file except in compliance with the License. -
# You may obtain a copy of the License at -
# -
# http://www.apache.org/licenses/LICENSE-2.0 -
# -
# Unless required by applicable law or agreed to in writing, software -
# distributed under the License is distributed on an "AS IS" BASIS, -
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. -
# See the License for the specific language governing permissions and -
# limitations under the License. -
# ------------------------------------------------------------------------------
from pyasic.device.models import MinerModels
from pyasic.miners.device.makes import WhatsMinerMake
class M30SPlusPlusV10(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SPlusPlusV10
expected_hashboards = 4
expected_chips = 255
class M30SPlusPlusV20(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SPlusPlusV20
expected_hashboards = 4
expected_chips = 255
class M30SPlusPlusVE30(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SPlusPlusVE30
expected_chips = 215
class M30SPlusPlusVE40(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SPlusPlusVE40
expected_chips = 225
class M30SPlusPlusVE50(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SPlusPlusVE50
expected_chips = 235
class M30SPlusPlusVF40(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SPlusPlusVF40
expected_chips = 156
class M30SPlusPlusVG30(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SPlusPlusVG30
expected_chips = 111
class M30SPlusPlusVG40(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SPlusPlusVG40
expected_chips = 117
class M30SPlusPlusVG50(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SPlusPlusVG50
class M30SPlusPlusVH10(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SPlusPlusVH10
expected_chips = 82
class M30SPlusPlusVH20(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SPlusPlusVH20
expected_chips = 86
class M30SPlusPlusVH30(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SPlusPlusVH30
expected_chips = 111
class M30SPlusPlusVH40(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SPlusPlusVH40
expected_chips = 70
class M30SPlusPlusVH50(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SPlusPlusVH50
expected_chips = 74
class M30SPlusPlusVH60(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SPlusPlusVH60
expected_chips = 78
class M30SPlusPlusVH70(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SPlusPlusVH70
expected_chips = 70
class M30SPlusPlusVH80(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SPlusPlusVH80
expected_chips = 74
class M30SPlusPlusVH90(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SPlusPlusVH90
expected_chips = 78
class M30SPlusPlusVH100(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SPlusPlusVH100
expected_chips = 82
class M30SPlusPlusVJ20(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SPlusPlusVJ20
class M30SPlusPlusVJ30(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M30SPlusPlusVJ30

View File

@@ -0,0 +1,29 @@
# ------------------------------------------------------------------------------
# Copyright 2022 Upstream Data Inc -
# -
# Licensed under the Apache License, Version 2.0 (the "License"); -
# you may not use this file except in compliance with the License. -
# You may obtain a copy of the License at -
# -
# http://www.apache.org/licenses/LICENSE-2.0 -
# -
# Unless required by applicable law or agreed to in writing, software -
# distributed under the License is distributed on an "AS IS" BASIS, -
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. -
# See the License for the specific language governing permissions and -
# limitations under the License. -
# ------------------------------------------------------------------------------
from pyasic.device.models import MinerModels
from pyasic.miners.device.makes import WhatsMinerMake
class M31V10(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M31V10
expected_chips = 70
class M31V20(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M31V20
expected_chips = 74

View File

@@ -0,0 +1,32 @@
# ------------------------------------------------------------------------------
# Copyright 2022 Upstream Data Inc -
# -
# Licensed under the Apache License, Version 2.0 (the "License"); -
# you may not use this file except in compliance with the License. -
# You may obtain a copy of the License at -
# -
# http://www.apache.org/licenses/LICENSE-2.0 -
# -
# Unless required by applicable law or agreed to in writing, software -
# distributed under the License is distributed on an "AS IS" BASIS, -
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. -
# See the License for the specific language governing permissions and -
# limitations under the License. -
# ------------------------------------------------------------------------------
from pyasic.device.models import MinerModels
from pyasic.miners.device.makes import WhatsMinerMake
class M31HV10(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M31HV10
expected_chips = 114
expected_fans = 0
class M31HV40(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M31HV40
expected_hashboards = 4
expected_chips = 136
expected_fans = 0

View File

@@ -0,0 +1,23 @@
# ------------------------------------------------------------------------------
# Copyright 2022 Upstream Data Inc -
# -
# Licensed under the Apache License, Version 2.0 (the "License"); -
# you may not use this file except in compliance with the License. -
# You may obtain a copy of the License at -
# -
# http://www.apache.org/licenses/LICENSE-2.0 -
# -
# Unless required by applicable law or agreed to in writing, software -
# distributed under the License is distributed on an "AS IS" BASIS, -
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. -
# See the License for the specific language governing permissions and -
# limitations under the License. -
# ------------------------------------------------------------------------------
from pyasic.device.models import MinerModels
from pyasic.miners.device.makes import WhatsMinerMake
class M31LV10(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M31LV10
expected_chips = 114

View File

@@ -0,0 +1,85 @@
# ------------------------------------------------------------------------------
# Copyright 2022 Upstream Data Inc -
# -
# Licensed under the Apache License, Version 2.0 (the "License"); -
# you may not use this file except in compliance with the License. -
# You may obtain a copy of the License at -
# -
# http://www.apache.org/licenses/LICENSE-2.0 -
# -
# Unless required by applicable law or agreed to in writing, software -
# distributed under the License is distributed on an "AS IS" BASIS, -
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. -
# See the License for the specific language governing permissions and -
# limitations under the License. -
# ------------------------------------------------------------------------------
from pyasic.device.models import MinerModels
from pyasic.miners.device.makes import WhatsMinerMake
class M31SV10(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M31SV10
expected_chips = 105
class M31SV20(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M31SV20
expected_chips = 111
class M31SV30(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M31SV30
expected_chips = 117
class M31SV40(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M31SV40
expected_chips = 123
class M31SV50(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M31SV50
expected_chips = 78
class M31SV60(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M31SV60
expected_chips = 105
class M31SV70(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M31SV70
expected_chips = 111
class M31SV80(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M31SV80
class M31SV90(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M31SV90
expected_chips = 117
class M31SVE10(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M31SVE10
expected_chips = 70
class M31SVE20(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M31SVE20
expected_chips = 74
class M31SVE30(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M31SVE30

View File

@@ -0,0 +1,35 @@
# ------------------------------------------------------------------------------
# Copyright 2022 Upstream Data Inc -
# -
# Licensed under the Apache License, Version 2.0 (the "License"); -
# you may not use this file except in compliance with the License. -
# You may obtain a copy of the License at -
# -
# http://www.apache.org/licenses/LICENSE-2.0 -
# -
# Unless required by applicable law or agreed to in writing, software -
# distributed under the License is distributed on an "AS IS" BASIS, -
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. -
# See the License for the specific language governing permissions and -
# limitations under the License. -
# ------------------------------------------------------------------------------
from pyasic.device.models import MinerModels
from pyasic.miners.device.makes import WhatsMinerMake
class M31SEV10(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M31SEV10
expected_chips = 82
class M31SEV20(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M31SEV20
expected_chips = 78
class M31SEV30(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M31SEV30
expected_chips = 78

View File

@@ -0,0 +1,131 @@
# ------------------------------------------------------------------------------
# Copyright 2022 Upstream Data Inc -
# -
# Licensed under the Apache License, Version 2.0 (the "License"); -
# you may not use this file except in compliance with the License. -
# You may obtain a copy of the License at -
# -
# http://www.apache.org/licenses/LICENSE-2.0 -
# -
# Unless required by applicable law or agreed to in writing, software -
# distributed under the License is distributed on an "AS IS" BASIS, -
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. -
# See the License for the specific language governing permissions and -
# limitations under the License. -
# ------------------------------------------------------------------------------
from pyasic.device.models import MinerModels
from pyasic.miners.device.makes import WhatsMinerMake
class M31SPlusV10(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M31SPlusV10
expected_chips = 105
class M31SPlusV20(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M31SPlusV20
expected_chips = 111
class M31SPlusV30(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M31SPlusV30
expected_chips = 117
class M31SPlusV40(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M31SPlusV40
expected_chips = 123
class M31SPlusV50(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M31SPlusV50
expected_chips = 148
class M31SPlusV60(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M31SPlusV60
expected_chips = 156
class M31SPlusV80(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M31SPlusV80
expected_chips = 129
class M31SPlusV90(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M31SPlusV90
expected_chips = 117
class M31SPlusV100(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M31SPlusV100
expected_chips = 111
class M31SPlusVE10(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M31SPlusVE10
expected_chips = 82
class M31SPlusVE20(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M31SPlusVE20
expected_chips = 78
class M31SPlusVE30(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M31SPlusVE30
expected_chips = 105
class M31SPlusVE40(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M31SPlusVE40
expected_chips = 111
class M31SPlusVE50(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M31SPlusVE50
expected_chips = 117
class M31SPlusVE60(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M31SPlusVE60
class M31SPlusVE80(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M31SPlusVE80
class M31SPlusVF20(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M31SPlusVF20
expected_chips = 66
class M31SPlusVF30(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M31SPlusVF30
class M31SPlusVG20(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M31SPlusVG20
expected_chips = 66
class M31SPlusVG30(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M31SPlusVG30
expected_chips = 70

View File

@@ -0,0 +1,29 @@
# ------------------------------------------------------------------------------
# Copyright 2022 Upstream Data Inc -
# -
# Licensed under the Apache License, Version 2.0 (the "License"); -
# you may not use this file except in compliance with the License. -
# You may obtain a copy of the License at -
# -
# http://www.apache.org/licenses/LICENSE-2.0 -
# -
# Unless required by applicable law or agreed to in writing, software -
# distributed under the License is distributed on an "AS IS" BASIS, -
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. -
# See the License for the specific language governing permissions and -
# limitations under the License. -
# ------------------------------------------------------------------------------
from pyasic.device.models import MinerModels
from pyasic.miners.device.makes import WhatsMinerMake
class M32V10(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M32V10
expected_chips = 78
class M32V20(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M32V20
expected_chips = 74

View File

@@ -0,0 +1,23 @@
# ------------------------------------------------------------------------------
# Copyright 2022 Upstream Data Inc -
# -
# Licensed under the Apache License, Version 2.0 (the "License"); -
# you may not use this file except in compliance with the License. -
# You may obtain a copy of the License at -
# -
# http://www.apache.org/licenses/LICENSE-2.0 -
# -
# Unless required by applicable law or agreed to in writing, software -
# distributed under the License is distributed on an "AS IS" BASIS, -
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. -
# See the License for the specific language governing permissions and -
# limitations under the License. -
# ------------------------------------------------------------------------------
from pyasic.device.models import MinerModels
from pyasic.miners.device.makes import WhatsMinerMake
class M32S(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M32S
expected_chips = 78

View File

@@ -0,0 +1,38 @@
# ------------------------------------------------------------------------------
# Copyright 2022 Upstream Data Inc -
# -
# Licensed under the Apache License, Version 2.0 (the "License"); -
# you may not use this file except in compliance with the License. -
# You may obtain a copy of the License at -
# -
# http://www.apache.org/licenses/LICENSE-2.0 -
# -
# Unless required by applicable law or agreed to in writing, software -
# distributed under the License is distributed on an "AS IS" BASIS, -
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. -
# See the License for the specific language governing permissions and -
# limitations under the License. -
# ------------------------------------------------------------------------------
from pyasic.device.models import MinerModels
from pyasic.miners.device.makes import WhatsMinerMake
class M33V10(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M33V10
expected_chips = 33
expected_fans = 0
class M33V20(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M33V20
expected_chips = 62
expected_fans = 0
class M33V30(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M33V30
expected_chips = 66
expected_fans = 0

View File

@@ -0,0 +1,25 @@
# ------------------------------------------------------------------------------
# Copyright 2022 Upstream Data Inc -
# -
# Licensed under the Apache License, Version 2.0 (the "License"); -
# you may not use this file except in compliance with the License. -
# You may obtain a copy of the License at -
# -
# http://www.apache.org/licenses/LICENSE-2.0 -
# -
# Unless required by applicable law or agreed to in writing, software -
# distributed under the License is distributed on an "AS IS" BASIS, -
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. -
# See the License for the specific language governing permissions and -
# limitations under the License. -
# ------------------------------------------------------------------------------
from pyasic.device.models import MinerModels
from pyasic.miners.device.makes import WhatsMinerMake
class M33SVG30(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M33SVG30
expected_hashboards = 4
expected_chips = 116
expected_fans = 0

View File

@@ -0,0 +1,40 @@
# ------------------------------------------------------------------------------
# Copyright 2022 Upstream Data Inc -
# -
# Licensed under the Apache License, Version 2.0 (the "License"); -
# you may not use this file except in compliance with the License. -
# You may obtain a copy of the License at -
# -
# http://www.apache.org/licenses/LICENSE-2.0 -
# -
# Unless required by applicable law or agreed to in writing, software -
# distributed under the License is distributed on an "AS IS" BASIS, -
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. -
# See the License for the specific language governing permissions and -
# limitations under the License. -
# ------------------------------------------------------------------------------
from pyasic.device.models import MinerModels
from pyasic.miners.device.makes import WhatsMinerMake
class M33SPlusVG20(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M33SPlusVG20
expected_hashboards = 4
expected_chips = 112
expected_fans = 0
class M33SPlusVH20(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M33SPlusVH20
expected_hashboards = 4
expected_chips = 100
expected_fans = 0
class M33SPlusVH30(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M33SPlusVH30
expected_hashboards = 4
expected_fans = 0

View File

@@ -0,0 +1,40 @@
# ------------------------------------------------------------------------------
# Copyright 2022 Upstream Data Inc -
# -
# Licensed under the Apache License, Version 2.0 (the "License"); -
# you may not use this file except in compliance with the License. -
# You may obtain a copy of the License at -
# -
# http://www.apache.org/licenses/LICENSE-2.0 -
# -
# Unless required by applicable law or agreed to in writing, software -
# distributed under the License is distributed on an "AS IS" BASIS, -
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. -
# See the License for the specific language governing permissions and -
# limitations under the License. -
# ------------------------------------------------------------------------------
from pyasic.device.models import MinerModels
from pyasic.miners.device.makes import WhatsMinerMake
class M33SPlusPlusVH20(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M33SPlusPlusVH20
expected_hashboards = 4
expected_chips = 112
expected_fans = 0
class M33SPlusPlusVH30(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M33SPlusPlusVH30
expected_hashboards = 4
expected_fans = 0
class M33SPlusPlusVG40(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M33SPlusPlusVG40
expected_hashboards = 4
expected_chips = 174
expected_fans = 0

View File

@@ -0,0 +1,25 @@
# ------------------------------------------------------------------------------
# Copyright 2022 Upstream Data Inc -
# -
# Licensed under the Apache License, Version 2.0 (the "License"); -
# you may not use this file except in compliance with the License. -
# You may obtain a copy of the License at -
# -
# http://www.apache.org/licenses/LICENSE-2.0 -
# -
# Unless required by applicable law or agreed to in writing, software -
# distributed under the License is distributed on an "AS IS" BASIS, -
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. -
# See the License for the specific language governing permissions and -
# limitations under the License. -
# ------------------------------------------------------------------------------
from pyasic.device.models import MinerModels
from pyasic.miners.device.makes import WhatsMinerMake
class M34SPlusVE10(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M34SPlusVE10
expected_hashboards = 4
expected_chips = 116
expected_fans = 0

View File

@@ -0,0 +1,25 @@
# ------------------------------------------------------------------------------
# Copyright 2022 Upstream Data Inc -
# -
# Licensed under the Apache License, Version 2.0 (the "License"); -
# you may not use this file except in compliance with the License. -
# You may obtain a copy of the License at -
# -
# http://www.apache.org/licenses/LICENSE-2.0 -
# -
# Unless required by applicable law or agreed to in writing, software -
# distributed under the License is distributed on an "AS IS" BASIS, -
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. -
# See the License for the specific language governing permissions and -
# limitations under the License. -
# ------------------------------------------------------------------------------
from pyasic.device.models import MinerModels
from pyasic.miners.device.makes import WhatsMinerMake
class M36SVE10(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M36SVE10
expected_hashboards = 4
expected_chips = 114
expected_fans = 0

View File

@@ -0,0 +1,25 @@
# ------------------------------------------------------------------------------
# Copyright 2022 Upstream Data Inc -
# -
# Licensed under the Apache License, Version 2.0 (the "License"); -
# you may not use this file except in compliance with the License. -
# You may obtain a copy of the License at -
# -
# http://www.apache.org/licenses/LICENSE-2.0 -
# -
# Unless required by applicable law or agreed to in writing, software -
# distributed under the License is distributed on an "AS IS" BASIS, -
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. -
# See the License for the specific language governing permissions and -
# limitations under the License. -
# ------------------------------------------------------------------------------
from pyasic.device.models import MinerModels
from pyasic.miners.device.makes import WhatsMinerMake
class M36SPlusVG30(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M36SPlusVG30
expected_hashboards = 4
expected_chips = 108
expected_fans = 0

View File

@@ -0,0 +1,25 @@
# ------------------------------------------------------------------------------
# Copyright 2022 Upstream Data Inc -
# -
# Licensed under the Apache License, Version 2.0 (the "License"); -
# you may not use this file except in compliance with the License. -
# You may obtain a copy of the License at -
# -
# http://www.apache.org/licenses/LICENSE-2.0 -
# -
# Unless required by applicable law or agreed to in writing, software -
# distributed under the License is distributed on an "AS IS" BASIS, -
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. -
# See the License for the specific language governing permissions and -
# limitations under the License. -
# ------------------------------------------------------------------------------
from pyasic.device.models import MinerModels
from pyasic.miners.device.makes import WhatsMinerMake
class M36SPlusPlusVH30(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M36SPlusPlusVH30
expected_hashboards = 4
expected_chips = 80
expected_fans = 0

View File

@@ -0,0 +1,38 @@
# ------------------------------------------------------------------------------
# Copyright 2022 Upstream Data Inc -
# -
# Licensed under the Apache License, Version 2.0 (the "License"); -
# you may not use this file except in compliance with the License. -
# You may obtain a copy of the License at -
# -
# http://www.apache.org/licenses/LICENSE-2.0 -
# -
# Unless required by applicable law or agreed to in writing, software -
# distributed under the License is distributed on an "AS IS" BASIS, -
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. -
# See the License for the specific language governing permissions and -
# limitations under the License. -
# ------------------------------------------------------------------------------
from pyasic.device.models import MinerModels
from pyasic.miners.device.makes import WhatsMinerMake
class M39V10(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M39V10
expected_chips = 50
expected_fans = 0
class M39V20(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M39V20
expected_chips = 54
expected_fans = 0
class M39V30(WhatsMinerMake):
raw_model = MinerModels.WHATSMINER.M39V30
expected_chips = 68
expected_fans = 0

View File

@@ -0,0 +1,157 @@
# ------------------------------------------------------------------------------
# Copyright 2022 Upstream Data Inc -
# -
# Licensed under the Apache License, Version 2.0 (the "License"); -
# you may not use this file except in compliance with the License. -
# You may obtain a copy of the License at -
# -
# http://www.apache.org/licenses/LICENSE-2.0 -
# -
# Unless required by applicable law or agreed to in writing, software -
# distributed under the License is distributed on an "AS IS" BASIS, -
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. -
# See the License for the specific language governing permissions and -
# limitations under the License. -
# ------------------------------------------------------------------------------
from .M30 import M30V10, M30V20
from .M30K import M30KV10
from .M30L import M30LV10
from .M30S import (
M30SV10,
M30SV20,
M30SV30,
M30SV40,
M30SV50,
M30SV60,
M30SV70,
M30SV80,
M30SVE10,
M30SVE20,
M30SVE30,
M30SVE40,
M30SVE50,
M30SVE60,
M30SVE70,
M30SVF10,
M30SVF20,
M30SVF30,
M30SVG10,
M30SVG20,
M30SVG30,
M30SVG40,
M30SVH10,
M30SVH20,
M30SVH30,
M30SVH40,
M30SVH50,
M30SVH60,
M30SVI20,
)
from .M30S_Plus import (
M30SPlusV10,
M30SPlusV20,
M30SPlusV30,
M30SPlusV40,
M30SPlusV50,
M30SPlusV60,
M30SPlusV70,
M30SPlusV80,
M30SPlusV90,
M30SPlusV100,
M30SPlusVE30,
M30SPlusVE40,
M30SPlusVE50,
M30SPlusVE60,
M30SPlusVE70,
M30SPlusVE80,
M30SPlusVE90,
M30SPlusVE100,
M30SPlusVF20,
M30SPlusVF30,
M30SPlusVG20,
M30SPlusVG30,
M30SPlusVG40,
M30SPlusVG50,
M30SPlusVG60,
M30SPlusVH10,
M30SPlusVH20,
M30SPlusVH30,
M30SPlusVH40,
M30SPlusVH50,
M30SPlusVH60,
)
from .M30S_Plus_Plus import (
M30SPlusPlusV10,
M30SPlusPlusV20,
M30SPlusPlusVE30,
M30SPlusPlusVE40,
M30SPlusPlusVE50,
M30SPlusPlusVF40,
M30SPlusPlusVG30,
M30SPlusPlusVG40,
M30SPlusPlusVG50,
M30SPlusPlusVH10,
M30SPlusPlusVH20,
M30SPlusPlusVH30,
M30SPlusPlusVH40,
M30SPlusPlusVH50,
M30SPlusPlusVH60,
M30SPlusPlusVH70,
M30SPlusPlusVH80,
M30SPlusPlusVH90,
M30SPlusPlusVH100,
M30SPlusPlusVJ20,
M30SPlusPlusVJ30,
)
from .M31 import M31V10, M31V20
from .M31H import M31HV10, M31HV40
from .M31L import M31LV10
from .M31S import (
M31SV10,
M31SV20,
M31SV30,
M31SV40,
M31SV50,
M31SV60,
M31SV70,
M31SV80,
M31SV90,
M31SVE10,
M31SVE20,
M31SVE30,
)
from .M31S_Plus import (
M31SPlusV10,
M31SPlusV20,
M31SPlusV30,
M31SPlusV40,
M31SPlusV50,
M31SPlusV60,
M31SPlusV80,
M31SPlusV90,
M31SPlusV100,
M31SPlusVE10,
M31SPlusVE20,
M31SPlusVE30,
M31SPlusVE40,
M31SPlusVE50,
M31SPlusVE60,
M31SPlusVE80,
M31SPlusVF20,
M31SPlusVF30,
M31SPlusVG20,
M31SPlusVG30,
)
from .M31SE import M31SEV10, M31SEV20, M31SEV30
from .M32 import M32V10, M32V20
from .M32S import M32S
from .M33 import M33V10, M33V20, M33V30
from .M33S import M33SVG30
from .M33S_Plus import M33SPlusVG20, M33SPlusVH20, M33SPlusVH30
from .M33S_Plus_Plus import M33SPlusPlusVG40, M33SPlusPlusVH20, M33SPlusPlusVH30
from .M34S_Plus import M34SPlusVE10
from .M36S import M36SVE10
from .M36S_Plus import M36SPlusVG30
from .M36S_Plus_Plus import M36SPlusPlusVH30
from .M39 import M39V10, M39V20, M39V30