CAT_TOM/pyasic
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

added chip percent to config tool

Browse Source
This commit is contained in:
UpstreamData
2022-05-25 15:02:48 -06:00
parent 568f86700b
commit 3a11b173c3
4 changed files with 24 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
tools/cfg_util/layout.py
View File

@@ -97,6 +97,7 @@ TABLE_HEADERS = {
"Model",
"Ideal",
"Total",
"Chip %",
"Left Board",
"Center Board",
"Right Board",
@@ -176,6 +177,7 @@ WATTAGE_COL_WIDTH = 10
SPLIT_COL_WIDTH = 8
TOTAL_CHIP_WIDTH = 9
IDEAL_CHIP_WIDTH = 9
CHIP_PERCENT_WIDTH = 10
SCAN_COL_WIDTHS = [
IP_COL_WIDTH,
MODEL_COL_WIDTH,
@@ -279,6 +281,7 @@ def get_boards_layout():
MODEL_COL_WIDTH,
TOTAL_CHIP_WIDTH,
IDEAL_CHIP_WIDTH,
CHIP_PERCENT_WIDTH,
]
add_length = TABLE_TOTAL_WIDTH - sum(BOARDS_COL_WIDTHS)
for i in range(3):